Reversible computation is one of the most promising emerging technologies of the future. The usage of reversible circuits in computing devices can lead to a significantly lower power consumption. In this paper we study reversible logic circuits consisting of NOT, CNOT and 2-CNOT gates. We introduce a set F (n, q) of all transformations Z n 2 → Z n 2 that can be implemented by reversible circuits with (n + q) inputs. We define the Shannon gate complexity function L(n, q) and the depth function D(n, q) as functions of n and a number of additional inputs q. First, we prove general lower asymptotic bounds for functions L(n, q) and D(n, q). Second, we introduce a new group theory based synthesis algorithm, which can produce a circuit S without additional inputs and with gate complexity L(S) 52n2 n / log 2 n. Using those asymptotic bounds, we state that almost every reversible circuit with no additional inputs, consisting of NOT, CNOT and 2-CNOT gates, implements a transformation from F (n, 0) with the gate complexity L(n, 0) ≍ n2 n / log 2 n and the depth D(n, 0) 2 n−1 / log 2 n.
Introduction
Reversible logic is essential in quantum computing, but it also has a great potential in designing various computing devices with low power consumption. Landauer proved [1] that irreversible computations lead to energy dissipation regardless of the underlying technology. Moreover, Bennett showed [2] that zerolevel of energy loss can be achieved only when a circuit is completely built from reversible gates. The main problem is that reversible circuits with fewer number of gates (gate complexity) and input count are more practical to use. Unfortunately, strict asymptotic bounds, especially lower ones, for the gate complexity of reversible circuits haven't been found so far.
Circuit complexity theory goes back to the work of Shannon [3] . He suggested considering a complexity of the minimal circuit implementing some Boolean function as a measure of complexity of this function. For today, the asymptotic complexity of Boolean function of n variables L(n) ∼ 2 n / n in a basis of classical gates, such as NOT, OR, AND, etc., is well-known.
Reversible computations were discussed by Feynman in 1985 [4] . He described first reversible gate, CNOT (controlled NOT). After that, a variety of reversible gates (Toffoli, Fredkin, etc.) was introduced. The subject of this paper is reversible logic circuits consisting of NOT, CNOT and 2-CNOT gates. A formal definition of these gates from [5] will be used. It is well known, that any even permutation h ∈ A(Z n 2 ) can be implemented in a circuit with n inputs, consisting of NOT, CNOT and 2-CNOT gates [6] . Hence, the gate complexity or the depth of that circuit can be considered as a measure of permutation h complexity.
In this paper, we describe a set F (n, q) of all transformations Z n 2 → Z n 2 that can be implemented by reversible circuits with (n + q) inputs. We estimate the gate complexity and the depth of reversible circuit, implementing some transformation f ∈ F (n, q) with q additional inputs (also referred to as an additional memory). For that purpose, we define the Shannon gate complexity function L(n, q) and the depth function D(n, q) as functions of n and a number of additional inputs q.
Using the counting argument, we prove general lower asymptotic bounds for functions L(n, q) and D(n, q): L(n, q) n2 n − log 2 P (n + q, n) − q 2 log 2 (n + q) , D(n, q) n2 n − log 2 P (n + q, n) − q 2(n + q) log 2 (n + q) ,
where P (n + q, n) = (n + q)! / n! is an n-permutation of (n + q).
After that, we introduce a new group theory based synthesis algorithm, which can produce a circuit S without additional inputs and with the gate complexity L(S) 52n2 n / log 2 n and the depth D(S) 36n2 n / log 2 n. Finally, using these lower and upper asymptotic bounds, we formulate the main statement of this paper: almost every reversible circuit with no additional inputs, consisting of NOT, CNOT and 2-CNOT gates, implements a transformation from F (n, 0) with the gate complexity L(n, 0) ≍ n2 n / log 2 n and the depth D(n, 0) 2 n−1 / log 2 n.
Background
Feynman was the first to introduce the concept of reversible gates [4] . Gates NOT and k-CNOT and a synthesis of circuits consisting of these gates were discussed in [5] , for example. We will use the following formal definitions of NOT and k-CNOT gates. Definition 1. Gate N n j is NOT gate with n inputs, which defines the transformation f j : Z n 2 → Z n 2 as follows:
Definition 2. Gate C n i1,··· ,i k ;j = C n I;j , j / ∈ I, is a generalized Toffoli gate (k-CNOT) with n inputs, k control inputs, which defines the transformation f I;j : Z n 2 → Z n 2 as follows:
We will omit an upper index in N n j and C n i1,··· ,i k ;j , if the value of n is clear from the context. Also, we will refer to N j and C i1,··· ,i k ;j as T OF (j) and T OF (i 1 , · · · , i k ; j) = T OF (I; j), respectively. It is obvious, that in this case the equality T OF (j) = T OF (∅; j) holds.
Let's denote a set of all NOT, CNOT (Feynman) and 2-CNOT (Toffoli) gates with n inputs as Ω 2 n . A circuit of gates is usually defined as an acyclic oriented graph with marked edges and vertices. In case of reversible circuits of gates from Ω 2 n , fan-in, fanout and random connection of inputs and outputs of gates are forbidden. In an oriented graph describing a reversible circuit S, all the vertices corresponding to gates have exactly n numbered inputs and outputs. These vertices are numbered from 1 to l and i-th output of m-th vertex, m < l, is connected only to i-th input of (m + 1)-th vertex. The circuit inputs are the inputs of the first vertex and the circuit outputs are the outputs of the l-th vertex. We will also call such a connection of gates as composition.
For every vertex in the graph, i-th input and output are assigned to a symbol r i from some set R = { r 1 , · · · , r n }. All symbols r i can be treated as memory registers names (memory cells indices), storing the current computation result of the circuit. From definitions (1) and (2) it follows that the value of only one memory register can be inverted at a time. That makes an essential difference between reversible circuits and irreversible ones.
Among all the properties of a reversible circuit the most important ones for us are the gate complexity and the depth. Let a reversible circuit S with n inputs be a composition of l gates from Ω 2 n : S = * l j=1 T OF (I j ; t j ), where t j and I j are the controlled output and the set of control inputs of j-th gate respectively. Definition 3. The gate complexity L(S) of the reversible circuit S = * l j=1 T OF (I j ; t j ) is the number of gates l.
Classically a circuit's depth is defined as the length of the longest path from an input to an output vertex of the graph, associated with this circuit. In our model of a reversible circuit, the associated graph presents itself a single chain, so if we use a classical definition of a circuit's depth, we will get it equal to the circuit's gate complexity. But it is clear that in reality it is not the case. To keep our reversible circuit's model, we introduce an alternative, but equivalent definition of a reversible circuit's depth. 
Definition 5. Reversible circuit S has depth D(S) ≤ d, if it can be divided into d disjoint sub-circuits with the depth of each equal to 1:
Now we can rigorously define a reversible circuit's depth.
Definition 6. The depth D(S) of a reversible circuit S is the minimal number of disjoint sub-circuits with the depth of each equal to 1 from the equation (1) .
From the Definition 6 we can derive a simple equation for the depth function in case of a reversible circuit S with n inputs:
For example, let's consider a reversible circuit S = C 1;2 * C 3;1 * N 2 * N 4 * C 1,4;2 * N 3 (see Fig. 1 ). The circuit has six gates, so its gate complexity is L(S) = 6. Also, we can divide the circuit into 3 disjoint sub-circuits with the depth of each equal to 1: S = (C 1;2 ) * (C 3;1 * N 2 * N 4 ) * (C 1,4;2 * N 3 ). So the circuit's depth is D(S) = 3. From Fig. 1 one can note that our reversible circuit is equivalent to another one with the depth equal to 3:
Therefore from here on we will consider, that such circuits S and S 1 are different in terms of our reversible circuit's model, but equivalent in terms of the equality of Boolean transformations, defined by them.
Shannon gate complexity, depth and quantum weight functions
It was proved, that a reversible circuit with n ≥ 4 inputs defines an even permutation on the set Z n 2 [6] . In the same time, it can implement a transformation Z m 2 → Z k 2 , where m, k ≤ n, with or without using additional inputs. We need the following functions to explain this:
defined as:
• reducing function ψ 
where π is a permutation on the set Z n+k .
Let us now define a reversible circuit implementing a transformation (see Fig. 2 ). with q additional inputs. For every
, implements a transformation f : Z n 2 → Z n 2 using q ≥ 0 additional inputs (additional memory), if there is such a permutation π ∈ S(Z n+q ), that for every x ∈ Z n 2 the following equation holds:
Note that in this terminology expressions "implements a transformation" and "defines a transformation" have different meanings: if a reversible circuit
and has exactly n inputs, we will say that this circuit implements f without using additional inputs.
Let P 2 (n, n) be the set of all transformations Z n 2 → Z n 2 . Let F (n, q) ⊆ P 2 (n, n) be the set of all transformations, that can be implemented by reversible circuits with (n + q) inputs. The set of permutations, corresponding to all the gates from Ω 2 n , generates the alternating group A(Z n 2 ) and the symmetric group S(Z n 2 ) for n > 3 and n ≤ 3 respectively [6] . This implies that F (n, 0) is equal to the set of transformations, that are defined by all the permutations from A(Z n 2 ) and from S(Z n 2 ) for n > 3 and n ≤ 3 respectively. On the other hand, it is not difficult to show that for q ≥ n the equality F (n, q) = P 2 (n, n) holds.
Let's consider a transformation f ∈ F (n, q). Among all reversible circuits, consisting of gates from Ω 2 n+q and implementing the transformation f with q additional inputs, we can find a circuit S l with the minimum gate complexity and a circuit S d with the minimum depth.
. Now we can define the Shannon gate complexity function L(n, q) and the depth function D(n, q) as follows:
If we consider all the gates from Ω 2 n regardless of an underlying technology, we can assume that they all have the same technological cost. However, in a quantum technology, for example, a technological cost of NOT and CNOT gates is much less than a technological cost of a Toffoli gate [7] . Hence, we will assume that a gate e from Ω 2 n has the weight W (e) depending on the underlying technology.
We define a function of the quantum weight W (S) for a reversible circuit S as a sum of weights of all its gates. Note, that W (S) is not equal to the technological cost of a reversible circuit S, because they may significantly differ. But we can state that in most cases a greater value of the function W (S) means a greater technological cost of a reversible circuit S.
Let's define the function W (f, q) in a similar way as the functions L(f, q) and D(f, q). Then we can define the Shannon quantum weight function W (n, q) as follows:
Let's also assume, than all "linear" gates from Ω 2 n (NOT and CNOT) has the same weight W (C) , and all "non-linear" gates from Ω 2 n (2-CNOT) has weight W (T) . If we denote the number of NOT and CNOT gates in a reversible circuit S as L (C) (S) and the number of 2-CNOT gates as L (T) (S), then we can derive a simple equality for the quantum weight function:
Equation (6) means, that we should count the number of 2-CNOT gates in a reversible circuit separately from the other ones. Many reversible logic synthesis algorithms were proposed recently [5, 8, 9, 10, 11, 12, 13] . For almost every one of them an upper asymptotic bound for the gate complexity of a synthesized circuit is proved. The best known is the upper bound L(S) 5n2 n for a reversible circuit S without additional inputs, consisting of gates from Ω 2 n [12] . We can consider this bound as the best upper bound for the function L(n, 0):
Unfortunately, there are no known lower asymptotic bounds for the functions L(n, q) and D(n, q) for today. In [14] a lower asymptotic bound for the gate complexity of a reversible circuit without additional inputs, consisting of gates mEXOR, was proved. However, the gate complexity of reversible circuits with additional inputs was out of the scope.
The main result of this paper is the following theorems.
where P (n + q, n) is an n-permutation of (n + q).
The proof of the Theorem 1 will be given in Section 4.
Proof. Follows from the Theorem 1 and the equation (2).
Theorem 3.
Proof. Follows from the Theorem 1 and the equation (6).
Theorem 6.
Proofs of the Theorems 4-6 will be given in Section 5.
Proof. Follows from the Theorems 1 and 4.
Lower asymptotic bounds
As we said earlier, we can implement any permutation h ∈ A(Z n 2 ) with a reversible circuit without additional inputs, consisting of gates from Ω 2 n . In paper [15] it was proved, that the length L(G, M ) of a permutation group M with respect to a generating set G has the following lower bound:
In our case we have
Hence, we obtain a simple lower asymptotic bound for the function L(n, 0):
To improve this bound and derive a general lower asymptotic bound for the function L(n, q), we should take into account the equivalence of some reversible circuits, consisting of gates from Ω 2 n . Two neighboring gates in a reversible circuit are called "independent" ("movable"), if we can change the order of them without changing a result transformation defined by a circuit. Various conditions of the gates independence were discussed in [16] . We will use the following condition: gates T OF (I 1 , t 1 ) and T OF (I 2 , t 2 ) are independent, if t 1 / ∈ I 2 and t 2 / ∈ I 1 . Let's construct a composition of gates from Ω 2 n of length k in such a way, that every two gates in this composition are independent. If we have (k − 1) mutually independent gates from Ω 2 n , then we can choose a controlled output of the next gate from more than (n − 2(k − 1)) variants and control inputs from more than (n − k) variants to make this gate mutually independent with all the previous ones. Let's denote the number of such compositions of length k as M (k):
This equality is based on the fact, that a gate from Ω 2 n has no more than 2 control inputs. If k = o(n), then:
And this equation means, that all the gates of almost every reversible circuit S with n inputs and the gate complexity L(S) = o(n) are mutually independent. This implies the following statement.
Statement 1. Almost every reversible circuit S with n inputs and the gate complexity L(S)
⌊s/k⌋ circuits, which are equivalent to S. The number of reversible circuits, for which it is not true, is negligible.
Proof. For a reversible circuit S, almost every sub-circuit S ′ with the gate complexity L(S ′ ) = k = o(n) consists of mutually independent gates. The number of such disjoint sub-circuits is ⌊s/k⌋. All the gates within a sub-circuit S ′ can be ordered in k! ways.
Now we can prove the first theorem of this paper.
Proof of the Theorem 1. We use counting argument to prove the following lower asymptotic bound:
where P (n + q, n) is an n-permutation of (n + q). Let C * (n, s) and C(n, s) be the number of all reversible circuits of gates from Ω 2 n with the gate complexity s and no more than s respectively. Let's denote r = |Ω 2 n |, then r n 3 and C * (n, s) = r s . The following equation holds:
From (8) it follows that C(n, s) ∼ C * (n, s). Let Q(n, q, s) be the number of different transformations Z n 2 → Z n 2 , that can be implemented by all reversible circuits with (n + q) inputs and the gate complexity no more than s. According to the Statement 1, a reversible circuit with (n + q) inputs and the gate complexity s has (k!) ⌊s/k⌋ reversible circuits, equivalent to it, if k = o(n + q). Also, a reversible circuit with (n + q) inputs can implement no more, than P (n + q, n) different transformations Z n 2 → Z n 2 . This implies the following equation:
where P (n + q, n) is an n-permutation of (n + q) and k = o(n + q).
To compare Q(n, q, s) and |F (n, q)| for the growing value of n, we estimate the relation log 2 (Q(n, q, s) / |F (n, q)|). log 2 Q(n, q, s) 3s log 2 (n + q) + log 2 P (n + q, n) − (s − k) log 2 k .
We can estimate a cardinality of the set F (n, q) as follows:
n , then log 2 |F (n, q)| ∼ n2 n . Therefore we obtain the following upper bound:
Let's estimate a value of s, for which the right part of the equation (9) will be less than (− log 2 n):
The value of k should satisfy the condition k = o(n + q). If we let k = (n + q)/ log 2 (n + q), then from the equation (10) it will follow that:
So, if we use only reversible circuits with the gate complexity no more than s (11), then from the equations (9)-(10) it will follow, that we will be able to implement only the small fraction of all the transformations from F (n, q). Hence, we ought to use reversible circuits with a greater gate complexity in order to implement all the transformations from F (n, q). This implies that: L(n, q) n2 n − log 2 P (n + q, n) − q 2 log 2 (n + q) .
In the following section we will give a description of a new group theory based synthesis algorithm, which can produce a reversible circuit with asymptotically the best gate complexity and without additional inputs.
Synthesis of circuits without additional inputs
A reversible circuit without additional inputs, consisting of gates from Ω 2 n , can implement only an even permutation. In [5] a group theory based synthesis algorithm was described. This algorithm for any permutation h ∈ A(Z n 2 ) can produce a circuit S implementing h with the gate complexity L(S) 7n2 n . Let us now describe a new synthesis algorithm which use a similar technique as the algorithm from [5] , but has a better upper bound for the gate complexity of a synthesized circuit. This algorithm's description will be given in a form of the theorem proof.
Proof of the Theorem 4.
To prove the upper bound L(n, 0) 52n2 n / log 2 n, we are going to describe a new group theory based synthesis algorithm, which for any permutation h ∈ A(Z n 2 ) can produce a circuit S implementing h with the gate complexity L(S) 52n2 n / log 2 n. Let's consider a permutation h ∈ A(Z n 2 ) and the transformation f h : Z n 2 → Z n 2 , defined by it. The main idea is in a decomposition of h into the product of transpositions in such a way that all of them can be grouped by K independent transpositions:
where
and h ′ is a residual permutation. Our goal is to show that a group G i can be implemented by a composition of a single multiple controls Toffoli gate and many CNOT and 2-CNOT gates.
The permutation h can also be represented as the product of independent cycles with the sum of cycles lengths no more than 2 n . Having this permutation representation, we can obtain independent transpositions from the cycles as follows:
If we look at the permutation representation (12) and the equations (13)- (14), we will see that K independent transpositions can't be obtained from a residual permutation h ′ only if it has less than K independent cycles and every of these cycles has the length less than 5. Hence, a sum of the cycles lengths of the permutation h ′ is no more than 4(K − 1). Let M g be the set of non-fixed points of a permutation g ∈ S(Z n 2 ):
Then we can state that
. If we apply the equation (12) to the permutation h ′ providing that K = 2, we will see that this permutation can be represented as a product of no more than |M h ′ | / 2 independent transpositions pairs and one cycle with the length 3 at most. Every cycle with the length 3 also can be represented as a product of two independent transpositions pairs:
Let g (i) be a permutation which is represented as a product of i independent transpositions and f g (i) be the transformation defined by this permutation. Now we can derive an upper bound for the function L(f h , 0), where f h is the transformation, defined by a permutation h ∈ A(Z n 2 ):
All we should do now is to find out an upper bound for the function L(f g (K) , 0). Let's consider an arbitrary permutation
The essence of the proposed synthesis algorithm is in a conjugation of the permutation g (K) in order to get a permutation corresponding to a single k-CNOT gate. Every gate e from Ω 2 n defines a permutation h e , for which h −1 e = h e . This means that conjugating g (K) by h e corresponds to the attaching the gate e to the front and back of a current sub-circuit.
Let
We define a matrix A as follows:
Let k be the power of two: 2 ⌊log 2 k⌋ = k. If k ≤ log 2 n, then we can state that no more than 2 k and no less than log 2 k pairwise distinct columns exist in the matrix A. Without the loss of generality we can assume, that all d ≤ 2 k pairwise distinct columns are the first ones. Then for every j-th column, j > d, there is equal to it an i-th column, i ≤ d. If we conjugate g (K) by the permutation, corresponding to the gate C i;j , we will zero out a j-th column in the matrix A. We do this for all the columns which index is greater than d using L 1 ≤ 2n CNOT gates. In result we obtain a new permutation g (K) 1 and a new matrix A 1 for it as follows:
by the permutation corresponding to the gate N i in order to zero out the first row of the matrix A 1 . We need L 2 ≤ 2d NOT gates to do this. In result we obtain a new permutation g (K) 2 and a new matrix A 2 for it as follows:
Next step is reducing the matrix A 2 to a canonical form, where every row, after reversing the order of its elements, will represent itself the binary expansion of row index minus 1.
All the rows in the matrix A 2 are distinct. The first row is already in the canonical form, so we will successively transform the rest of the rows beginning from the second one. Let's assume that the current row has an index i and all the rows with indices from 1 to (i − 1) are in the canonical form. There are two cases:
1. There is non-zero element in the i-th row with an index j > log 2 k, for wich b i,j = 1. In this case for every element b i,j ′ = 1, j ′ = j, log 2 k < j ′ < d, and every element b i,j ′ , which is not equal to the j ′ -th bit in the binary expansion of the number (i − 1), we conjugate g
by the permutation corresponding to the gate C j;j ′ . This will require no more than 2d CNOT gates. To make the current row canonical, we should now zero out only the j-th element of it. It can be done with conjugating g by the permutation corresponding to the gate C I;j , where I is the set of non-zero bits indices in the binary expansion of the number (i − 1). For example, if i = 6, then I = { 1, 3 }. Since |I| ≤ log 2 k, we can replace this multiple controls Toffoli gate by a composition of no more than 8 log 2 k Toffoli gates [7] , thus we need no more than 16 log 2 k Toffoli gates for this part.
So, summing up, in this case we need L (i) 3 2d + 16 log 2 k 2 k+1 gates from Ω 2 n to transform the i-th row to the canonical form.
2. There is no non-zero element in the i-th row with an index j > log 2 k, for wich b i,j = 1. In this case, we conjugate g
by the permutation corresponding to the gate C I;log 2 k+1 , where I is the set of non-zero bits indices in the binary expansion of the number (i − 1). For example, if i = 7, then I = { 2, 3 }. Because of inequality of matrix rows and because all the previous rows are in the canonical form, we can state that the value of b j,log 2 k+1 will be inverted only if j ≥ i. Since |I| ≤ log 2 k, we can replace this multiple controls Toffoli gate by a composition of no more than 8 log 2 k Toffoli gates [7] , thus we need no more than 16 log 2 k Toffoli gates for this part. After that we can go to the previous case.
So, summing up, in this case we need L (i) 3 2 k+1 + 16 log 2 k 2 k+1 gates from Ω 2 n to transform the i-th row to the canonical form.
As we can see, we obtained a new restriction to the value of k: log 2 k should be strictly less than n, otherwise we will not be able to transform the matrix A 2 to the canonical form. After this transforming, we obtain a new permutation g
and a new matrix A 3 for it as follows:
For this transformation we need L 3 gates from Ω 2 n :
k+1 .
Finally, for every i > log 2 k we conjugate g
by the permutation corresponding to the gate N i . We need L 4 ≤ 2n NOT gates to do this. In result we obtain a new permutation g (K) 4 and a new matrix A 4 for it as follows:
corresponds to the single gate C n,n−1,··· ,log 2 k+1;1 . This gate has (n − log 2 k) control inputs, thus it can be replaced by no more than L 5 8n Toffoli gates [7] .
We obtained the permutation g
with the help of conjugation the permutation g (K) by specific permutations. If we conjugate g
by exactly the same permutations, but in a reverse order, we will obtain g (K) . In terms of a circuit synthesis this means that we should attach all the gates we used in our matrix transformations to the gate C n,n−1,··· ,log 2 k+1;1 from left and right, but in a reverse order. As a result we will obtain a reversible circuit S K , which defines the permutation g (K) . From this it follows that L(g (K) , 0) ≤ L(S K ) and:
Also, L(g (2) , 0) 12n. Using these upper bounds in the equation (15), we obtain the following upper bound for the function L(f h , 0):
Our synthesis algorithm requires k to be the power of two and log 2 k should be strictly less than n. Let m = log 2 n − log 2 log 2 n and k = 2 ⌊log 2 m⌋ . Then m/2 ≤ k ≤ m and:
24n log 2 n − log 2 log 2 n + 2n log 2 n .
From that we obtain the final upper bound for the function L(f h , 0): To explain the main part of our synthesis algorithm, let's consider a permutation g . This permutation can be implemented by a reversible circuit S = C 1;4 * C 2;3 * N 1 * N 3 * N 4 * C 3,4;1 * N 4 * N 3 * N 1 * C 2;3 * C 1;4 . The process of obtaining the circuit S is showed in Fig. 3 .
The proposed synthesis algorithm allows us to prove the Theorem 5.
Proof of the Theorem 5. We should prove the following equation:
This can be easily done, if we take into account, that some of operations in the proposed synthesis algorithm can be done with the logarithmic depth. For example, we can zero out duplicating columns in the matrix with the logarithmic depth (see Fig. 4 ). Also, a conjugation by permutations, corresponding to NOT gates, can be done with linear depth. This implies that
All other parts of our synthesis algorithm produce sub-circuits with the depth equal to the gate complexity:
k+1 , D 5 = L 5 8n (see page 13). Using these depth values, we can derive the following upper bound:
D i 2⌈log 2 n⌉ + 2 + k2 k+1 + 2 + 8n 8n + k2 k+1 .
Providing m = log 2 n − log 2 log 2 n and k = 2 ⌊log 2 m⌋ and using the equation (15) for the circuit depth, we obtain an upper bound for the function D(n, 0) from the Theorem 5. Now we should prove the last theorem of this paper.
Proof of the Theorem 6. We should count the number of NOT, CNOT and 2-CNOT gates in a reversible circuit, synthesized by the proposed synthesis algorithm, to prove an upper bound of the theorem:
We can see, that L
8n. Summing up, we obtain the following upper bounds:
8n + 32k log 2 k .
Using the equation (15), we obtain the following upper bounds for the functions L (C) (f h , 0) and L (T) (f h , 0):
Providing m = log 2 n − log 2 log 2 n and k = 2 ⌊log 2 m⌋ , we obtain the following upper bounds for the functions L (C) (f h , 0) and L (T) (f h , 0):
From these upper bounds and the equation (6) , an upper bound for the function W (n, 0) from the Theorem 6 follows.
We can see, that in a synthesized reversible circuit the number of "linear" gates from Ω
Conclusion
We have discussed the general synthesis problem of the reversible circuit without additional inputs, consisting of NOT, CNOT and 2-CNOT gates, with the lowest possible gate complexity and depth. We have studied the Shannon gate complexity function L(n, q), the depth function D(n, q) and the quantum weight function W (n, q) for a reversible circuit, implementing a transformation f : Z n 2 → Z n 2 from the set F (n, q) without using additional inputs.
From the lower asymptotic bounds of these function we can see that using additional inputs should reduce the circuit's gate complexity and depth. This is in line with respective practical evaluations as e.g. conducted in [17, 18] . Also, in paper [19] an upper asymptotic bound for the function L(n, q) in case of using additional inputs was established. That bound is asymptotically lower than our bounds for L(n, 0), but a significant number of additional inputs in a reversible circuit is required to achieve it.
When solving the problem of reversible logic synthesis one should find a compromise between the gate complexity, the depth (working time) and the amount of used memory (additional inputs) of a reversible circuit. Further research should establish a more precise relationship of these parameters from each other.
